Tue Apr 13 15:26:24 2021
EVENTS
 FREE
SOFTWARE
INSTITUTE

POLITICS
JOBS
MEMBERS'
CORNER

MAILING
LIST

NYLXS Mailing Lists and Archives
NYLXS Members have a lot to say and share but we don't keep many secrets. Join the Hangout Mailing List and say your peice.

DATE 2014-12-01

LEARN

2021-04-13 | 2021-03-13 | 2021-02-13 | 2021-01-13 | 2020-12-13 | 2020-11-13 | 2020-10-13 | 2020-09-13 | 2020-08-13 | 2020-07-13 | 2020-06-13 | 2020-05-13 | 2020-04-13 | 2020-03-13 | 2020-02-13 | 2020-01-13 | 2019-12-13 | 2019-11-13 | 2019-10-13 | 2019-09-13 | 2019-08-13 | 2019-07-13 | 2019-06-13 | 2019-05-13 | 2019-04-13 | 2019-03-13 | 2019-02-13 | 2019-01-13 | 2018-12-13 | 2018-11-13 | 2018-10-13 | 2018-09-13 | 2018-08-13 | 2018-07-13 | 2018-06-13 | 2018-05-13 | 2018-04-13 | 2018-03-13 | 2018-02-13 | 2018-01-13 | 2017-12-13 | 2017-11-13 | 2017-10-13 | 2017-09-13 | 2017-08-13 | 2017-07-13 | 2017-06-13 | 2017-05-13 | 2017-04-13 | 2017-03-13 | 2017-02-13 | 2017-01-13 | 2016-12-13 | 2016-11-13 | 2016-10-13 | 2016-09-13 | 2016-08-13 | 2016-07-13 | 2016-06-13 | 2016-05-13 | 2016-04-13 | 2016-03-13 | 2016-02-13 | 2016-01-13 | 2015-12-13 | 2015-11-13 | 2015-10-13 | 2015-09-13 | 2015-08-13 | 2015-07-13 | 2015-06-13 | 2015-05-13 | 2015-04-13 | 2015-03-13 | 2015-02-13 | 2015-01-13 | 2014-12-13 | 2014-11-13 | 2014-10-13

Key: Value:

Key: Value:

MESSAGE
DATE 2014-12-09
FROM Ruben Safir
SUBJECT Subject: [LIU Comp Sci] CPU Instructions - Notes for Chapter 14
From owner-learn-outgoing-at-mrbrklyn.com Tue Dec 9 12:26:58 2014
Return-Path:
X-Original-To: archive-at-mrbrklyn.com
Delivered-To: archive-at-mrbrklyn.com
Received: by mrbrklyn.com (Postfix)
id 90ADE161157; Tue, 9 Dec 2014 12:26:58 -0500 (EST)
Delivered-To: learn-outgoing-at-mrbrklyn.com
Received: by mrbrklyn.com (Postfix, from userid 28)
id 774B616115B; Tue, 9 Dec 2014 12:26:58 -0500 (EST)
Delivered-To: learn-at-nylxs.com
Received: from mailbackend.panix.com (mailbackend.panix.com [166.84.1.89])
by mrbrklyn.com (Postfix) with ESMTP id 9C23A161157
for ; Tue, 9 Dec 2014 12:26:57 -0500 (EST)
Received: from [10.0.0.42] (unknown [96.57.23.82])
by mailbackend.panix.com (Postfix) with ESMTPSA id 7BAB21328B;
Tue, 9 Dec 2014 12:26:55 -0500 (EST)
Message-ID: <548730EA.6040501-at-panix.com>
Date: Tue, 09 Dec 2014 12:27:06 -0500
From: Ruben Safir
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.2.0
MIME-Version: 1.0
To: learn-at-nylxs.com, samir Iabbassen
Subject: [LIU Comp Sci] CPU Instructions - Notes for Chapter 14
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 8bit
Sender: owner-learn-at-mrbrklyn.com
Precedence: bulk
Reply-To: learn-at-mrbrklyn.com

the details of branching decisions have been sacrified for time

http://www.nylxs.com/docs/grad_school/arch/cpu_design.txt.html


Unless I missede something, I'm done with notes for this class for the
time being

HW and reviews are next. I'm showering and will be in the school in
about 1.5 hours, doing HW.


1 15.0 CPU construction:
2
3 15.01 CU
4 15.02 ALU
5 0.021 Status Flag
6 0.022 Shifter
7 0.025 Complimentor
8 0.026 Internal CPU Bus
9 0.027 registers
10
11 15.1 Registers: Two kinds
12
13 15.11 User Visible Registers
14 15.111 Enable Machine Language Programs
15 15.112 Minimize main memory references
16
17 15.12 Control Status Registers
18 15.121 Used by CU
19 15.122 Privileged Operations
20 15.123 OS control to execute programs
21
22 15.13 The separation is not cut and dry
23
24 15.13 User Visible Registers Usage:
25 15.131 General Purpose Registers
26 1311 Various programmatic functions
27 1312 Can have an operand for any opcode
28 1313 Some may by dedicated for Floating Point or Stack Operations
29 1314 Can be used, as shown, for addressing fuctions (Register, Indirect,
30 Displacement)
31 1315 Sometimes they are separated between Data and Address Registers
32 13151 Data Registers: Only to hold data and can not be employed for
33 calculation of an operand address
34 13152 Address Registers:
35 521 Segment Pointers
36 522 Index Registers
37 523 Stack Pointers: Points to the top of the stack
38
39 15.132 Optcodes have be limited to specialized registers according to their
40 function. It saves a bit but limits the programmer.
41
42 15.133 The more registers require the more operand specific bits
43 15.134 Between 8-32 registers seem optimum
44 15.135 RISK processors use 100s of registers
45 15.136 Registers must be large enough to do their job of holding memory
46 addresses or storing data
47
48 15.137 Condition Code Registers - Flags
49 15.1371 Reduce Tests and Compares
50 15.1372 Branch Flags are simpler that optcodes for these purposes
51 15.1373 Facilitate Multiway branching
52
53 15.1374 They add complexity for the programmer
54 15.1375 They are irregular and not part of the main memory branch
55 15.1376 Often condition code machines must add special non-condition code
56 instructions for special situations anyway, such as bit checking, loop
57 control, and atomic semaphore operations. ??? WHAT???
58 15.1377 Need to be synchronized in pipeline burst usage
59 15.1378 Subroutines will autosave all visible registers to be returned
60 when the routine is finished
61
62 15.14 Control and Status Registers: Not usually user visable
63 15.1401 Some are visiable to Machine Codes and functions in Operating
64 system modes.
65
66 15.141 Essential Registers
67 15.1411 Program Counter
68 15.1412 Instruction Register
69 15.1413 Memory Address Register
70 15.1414 Memory Buffer Register
71 15.14141 The fetched instruction is loaded into an IR,
72 where the opcode and operand specifiers are analyzed.
73
74 15.142 The ALU might have direct access to the MBR and the registers
75
76 15.143 Program Status Word - Register that contains status information
77 15.1431 Sign: Contains the sign bit of the result of the last arithmetic operation.
78 15.1432 Zero: Set when the result is 0.
79 15.1433 Carry: Set if an operation resulted in a carry (addition) into or borrow
80 (subtraction) out of a high-order bit. Used for multiword arithmetic operations.
81 15.1434 Equal: Set if a logical compare result is equality.
82 15.1435 Overflow: Used to indicate arithmetic overflow.
83 15.1436 Interrupt Enable/Disable: Used to enable or disable interrupts.
84 15.1437 Supervisor: Indicates whether the processor is executing in supervisor or
85 user mode. Certain privileged instructions can be executed only in
86 supervisor mode, and certain areas of memory can be accessed only in
87 supervisor mode.
88 15.144 Blocks, Sectors Stacks and Subroutines need controls and pointers
89 15.145 Sample CPU Register Design
90
91 http://www.nylxs.com/images/sample_cpu_register_design.png
92
93 15.2 Instruction Cycle: As we learned from before:
94 15.21 Fetch, Execute, Interupt
95 15.22 Indirect Cycle: Fetching Indirect Addresses are one more
96 instruction stage.
97 http://www.nylxs.com/images/instructioncycle_with_indirection.png
98
99 15.3 Data Flow:
100 .31 During the fetch cycle, an instruction is read from memory.
101 .32 The PC contains the address of the next instruction to be fetched.
102 This address is moved to the MAR and placed on the address bus.
103 .33 The control unit requests a memory read
104 .331 the result is placed on the data bus
105 .332 Result is copied into the MBR
106 .333 and then moved to the IR.
107
108 .34 control unit examines the contents of the IR
109 .341 Checks for Indirection
110 .3411 Indrection Cycle, puts the A on the MAR to fetch the real
111 operand
112 .35 Execute Cycle is perform: Very specific to the hardware and
113 difficult to generalize
114 .36 Interrupt Cycle : simple and predictable. The current contents of
115 the PC must be saved so that the processor can resume normal activity
116 after the interrupt.
117 .361 PC are transferred to the MBR to be written into memory.
118 .362 Special memory location reserved for this purpose is loaded
119 into the MAR from the control unit.
120 .363 It might, for example, be a stack pointer.
121 .364 The PC is loaded with the address of the interrupt
122 routine.
123
124 15.4 Pipelining Strategy
125 .41 An Assembly Line approach to memory usage.
126 .42 Inputs are received prior to the finish of the instruction cycle
127 for the previous instruction
128 .43 Instruction prefetch or fetch overlap.
129 .44 When a conditional branch instruction is passed on from the fetch to the ex-
130 ecute stage, the fetch stage fetches the next instruction in memory after the branch
131 instruction. Then, if the branch is not taken, no time is lost. If the branch is taken, the
132 fetched instruction must be discarded and a new instruction fetched.
133
134 .45 Example:
135 Let us consider the following decomposition of the instruction processing.
136 • Fetch instruction (FI): Read the next expected instruction into a buffer.
137 • Decode instruction (DI): Determine the opcode and the operand specifiers.
138 • Calculate operands (CO): Calculate the effective address of each source
139 operand. This may involve displacement, register indirect, indirect, or other
140 forms of address calculation.
141 • Fetch operands (FO): Fetch each operand from memory. Operands in regis-
142 ters need not be fetched.
143 • Execute instruction (EI): Perform the indicated operation and store the result,
144 if any, in the specified destination operand location.
145 • Write operand (WO): Store the result in memory.
146
147 The Savings in Time is viewable in this chart:
148 http://www.nylxs.com/images/pipeline_savings.png
149
150 .46 Pipeline has to have logic to know that if a condition is changed
151 that affects instructions in the pipeline, that those pipelined
152 instruction are not valid. Data in a memory location might be changed,
153 for example.
154
155 .461 Pipeline by breaking down increasingly smaller tasks has overhead
156 and can limit pipelining efficiency
157
158 .4611 two factors that frustrate this seemingly simple pattern
159 for high- performance design [ANDE67a], and they remain elements
160 that designer must still consider:
161
162 .46111. At each stage of the pipeline, there is some overhead
163 involved in moving data from buffer to buffer and in performing
164 various preparation and delivery functions. This overhead
165 can appreciably lengthen the total execution time of a single
166 instruction. This is significant when sequential instructions are
167 logical- ly dependent, either through heavy use of branching or
168 through memory access dependencies.
169
170 .46112. The amount of control logic required to handle memory
171 and register dependencies and to optimize the use of the
172 pipeline increases enormously with the number of stages. This
173 can lead to a situation where the logic controlling the gating
174 between stages is more complex than the stages being controlled.
175
176 .4612 Latching Delay - it takes time for the buffers to fill
177
178 .462 Pipeline Performance:
179 t = max [ti] + d = tm + d
180 1 =< i =< k
181 where
182
183 ti = time delay of the circuitry in the ith stage of the pipeline
184 tm = maximum stage delay (delay through stage which experiences the
185 largest delay)
186 k = number of stages in the instruction pipeline
187 d = time delay of a latch, needed to advance signals and data from one stage
188 to the next
189
190 .463 Pipeline Hazards:
191 .4631 Resource Hazards: two instructions in the pipeline need the same
192 resource
193 .4632 Data Hazards: Two instructions in the pipeline are affecting the
194 same data and stepping on each other.
195 .46321 Read after Write (RAW) - True Dependency
196 .46322 Write after Read - Anti-dependency
197 .46323 Write after Write - Output Dependency
198 .4633 Control Hazard: Unexpected branches - pipeline has to be flushed
199 .4634 Branching Strategies:
200 341 Multiple Streams - Guess both branches and do them both until one
201 is discarded
202 342 Prefetch Branch Target: Do the target and store it in a cache
203 until needed
204 343 Loop Buffer: Cache recent instructions and look to see if they
205 are be recalled. If so, pull them from the buffer.
206 .4635 Branch Prediction - Good luck with that
207 .46351 • Predict never taken
208 .46352 • Predict always taken
209 .46353 • Predict by opcode
210 .46354 • Taken/not taken switch
211 .46355 • Branch history table
212
213
214
215

  1. 2014-12-02 Ruben <ruben.safir-at-my.liu.edu> Subject: [LIU Comp Sci] Arch Study tonight
  2. 2014-12-02 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Memory Notes et al
  3. 2014-12-02 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Re: Sorry for the last reply
  4. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] All the notes through External Memory
  5. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Parity Bit Algebra
  6. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  7. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Parity Bit Algebra
  8. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  9. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  10. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Parity Bit Algebra
  11. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  12. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Parity Bit Algebra
  13. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  14. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  15. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Parity Bit Algebra
  16. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  17. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  18. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Parity Bit Algebra
  19. 2014-12-06 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Parity Bit Algebra
  20. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  21. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Parity Bit Algebra
  22. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] All the notes through External Memory
  23. 2014-12-06 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Parity Bit Algebra
  24. 2014-12-07 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Computer Available
  25. 2014-12-07 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Computer Available
  26. 2014-12-07 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Computer Available
  27. 2014-12-07 mrbrklyn-at-panix.com Subject: [LIU Comp Sci] Upcoming Events for Oracle Professionals
  28. 2014-12-08 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Memorize Optcode
  29. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Memorize Optcode
  30. 2014-12-08 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Memorize Optcode
  31. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Memorize Optcode
  32. 2014-12-08 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Memorize Optcode
  33. 2014-12-08 Kamran <kamran.mirzayev-at-my.liu.edu> Re: [LIU Comp Sci] Memorize Optcode
  34. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Memorize Optcode
  35. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Memorize Optcode
  36. 2014-12-08 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Memorize Optcode
  37. 2014-12-08 Ruben <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Memorize Optcode
  38. 2014-12-08 Ruben <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Memorize Optcode
  39. 2014-12-08 Ruben <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Memorize Optcode
  40. 2014-12-08 Kamran <kamran.mirzayev-at-my.liu.edu> Re: [LIU Comp Sci] Memorize Optcode
  41. 2014-12-08 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] UPerclassmen
  42. 2014-12-08 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] UPerclassmen
  43. 2014-12-08 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] UPerclassmen
  44. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] UPerclassmen
  45. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Arch Problem Solution for the final HW question
  46. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Foundation for OPTCODE and Machine Instruction
  47. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Memorize Optcode
  48. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Notes Done on In and Out, Operating Systemsm Modules and Memoery
  49. 2014-12-08 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] UPerclassmen
  50. 2014-12-09 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Anyone in school
  51. 2014-12-09 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] CPU Instructions - Notes for Chapter 14
  52. 2014-12-09 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Machine Instructions notes
  53. 2014-12-09 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Relative - PC addressing
  54. 2014-12-09 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] wifi
  55. 2014-12-10 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Answers to the final review questions
  56. 2014-12-10 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] database Hoem Work
  57. 2014-12-10 duodujames <duodujames-at-gmail.com> RE: [LIU Comp Sci] noone in class?
  58. 2014-12-10 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] UPerclassmen
  59. 2014-12-10 Maneesh Kongara <maneeshkongara-at-gmail.com> Subject: [LIU Comp Sci] Answers to the final review questions
  60. 2014-12-10 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] database Hoem Work
  61. 2014-12-10 Ruben <ruben.safir-at-my.liu.edu> Subject: [LIU Comp Sci] Fwd: MINIPROJECT
  62. 2014-12-10 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] HW 6
  63. 2014-12-10 mrbrklyn-at-panix.com Subject: [LIU Comp Sci] MINIPROJECT
  64. 2014-12-10 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] noone in class?
  65. 2014-12-10 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] welcome jame
  66. 2014-12-10 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] [mrbrklyn-at-panix.com: HW Last one maybe 6?]
  67. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Fwd: Re: [LIU Comp Sci] Database Class concepts which are still unclear
  68. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Re: Fwd: Re: [LIU Comp Sci] Database Class concepts which are still
  69. 2014-12-11 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] Database Class concepts which are still unclear
  70. 2014-12-11 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] Database Class concepts which are still unclear
  71. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Database Class concepts which are still unclear
  72. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Database Class concepts which are still unclear
  73. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Fwd: Invitation: Flatiron Alumni Present!
  74. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Fwd: Re: Database Class concepts which are still unclear
  75. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Fwd: turning attibute values into relations?
  76. 2014-12-11 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] jobs
  77. 2014-12-12 James Kwabena Duodu <duodujames-at-gmail.com> Re: [LIU Comp Sci] Answers to the final review questions
  78. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] .NET and C# free implimentation
  79. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Calling Upper Classman
  80. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Fwd: Re: n-ary operations
  81. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Fwd: Re: Oracle XE Web Server
  82. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Fwd: Re: relational algrabra division?
  83. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] jobs
  84. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] lerning tools
  85. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] liu mailing list
  86. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Re: turning attibute values into relations?
  87. 2014-12-12 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Sunday Arch Finals Review Study Session
  88. 2014-12-13 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Answers to the final review questions
  89. 2014-12-13 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] (fwd) Re: relational algrabra division?
  90. 2014-12-13 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Base Conversations
  91. 2014-12-13 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Gates HW problems
  92. 2014-12-13 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Logic Gates
  93. 2014-12-13 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] old homework question
  94. 2014-12-14 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Answers to the final review questions
  95. 2014-12-14 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] NOTE ERROR:****Error in the Hamming notes on the final review
  96. 2014-12-15 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] Answers to the final review questions
  97. 2014-12-15 Kamran <kamran.mirzayev-at-my.liu.edu> Re: [LIU Comp Sci] study hall today
  98. 2014-12-15 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] study hall today
  99. 2014-12-15 Kamran <kamran.mirzayev-at-my.liu.edu> Re: [LIU Comp Sci] study hall today
  100. 2014-12-15 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] study hall today
  101. 2014-12-15 Kamran <kamran.mirzayev-at-my.liu.edu> Re: [LIU Comp Sci] study hall today
  102. 2014-12-15 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] study hall today
  103. 2014-12-15 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] study hall today
  104. 2014-12-15 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] study hall today
  105. 2014-12-15 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] study hall today
  106. 2014-12-15 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] study hall today
  107. 2014-12-15 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] study hall today
  108. 2014-12-15 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] errror in the hamming notes.
  109. 2014-12-15 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] [Samir.Iabbassen-at-liu.edu: RE: NOTE ERROR:****Error in the Hamming
  110. 2014-12-16 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Study Hall
  111. 2014-12-16 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Study Hall
  112. 2014-12-16 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] [mrbrklyn-at-panix.com: HW Last one maybe 6?]
  113. 2014-12-17 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] database class
  114. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] database class
  115. 2014-12-17 James Kwabena Duodu <duodujames-at-gmail.com> Re: [LIU Comp Sci] database class
  116. 2014-12-17 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] database class
  117. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] database class
  118. 2014-12-17 duodujames <duodujames-at-gmail.com> Re: [LIU Comp Sci] database class
  119. 2014-12-17 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] database class
  120. 2014-12-17 James Kwabena Duodu <duodujames-at-gmail.com> Re: [LIU Comp Sci] database class
  121. 2014-12-17 Maneesh Kongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] database class
  122. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] database class
  123. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] database class
  124. 2014-12-17 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] database class
  125. 2014-12-17 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] study hall today
  126. 2014-12-17 Kamran <kamran.mirzayev-at-my.liu.edu> Re: [LIU Comp Sci] study hall today
  127. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] why is this textbook just off the look
  128. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] why is this textbook just off the look
  129. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] database class
  130. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Fwd: Database HW6
  131. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] the silence
  132. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Traffic Lights Diagram
  133. 2014-12-17 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] why is this textbook just off the look
  134. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] in coming
  135. 2014-12-18 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] Need tutoring on Relational Calculus
  136. 2014-12-18 Ruben <ruben.safir-at-my.liu.edu> Re: [LIU Comp Sci] Need tutoring on Relational Calculus
  137. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Need tutoring on Relational Calculus
  138. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Need tutoring on Relational Calculus
  139. 2014-12-18 Sergei Glikstein <serge.gl-at-gmail.com> Re: [LIU Comp Sci] Normalization review
  140. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  141. 2014-12-18 Sergei Glikstein <serge.gl-at-gmail.com> Re: [LIU Comp Sci] Normalization review
  142. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  143. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  144. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  145. 2014-12-18 maneeshkongara <maneeshkongara-at-gmail.com> Re: [LIU Comp Sci] Normalization review
  146. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  147. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  148. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  149. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  150. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  151. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  152. 2014-12-18 Sergei Glikstein <serge.gl-at-gmail.com> Re: [LIU Comp Sci] Normalization review
  153. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  154. 2014-12-18 From: <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  155. 2014-12-18 Sergei Glikstein <serge.gl-at-gmail.com> Re: [LIU Comp Sci] Normalization review
  156. 2014-12-18 From: <mrbrklyn-at-panix.com> Re: [LIU Comp Sci] Normalization review
  157. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] BCNF
  158. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] in coming
  159. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] lunch
  160. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Need tutoring on Relational Calculus
  161. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Normalization review
  162. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Re: relational calculus
  163. 2014-12-18 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] relational calculus
  164. 2014-12-19 Ruben <ruben.safir-at-my.liu.edu> Subject: [LIU Comp Sci] Oracle Files for the Homework and Oracle Resources
  165. 2014-12-22 Ruben <ruben.safir-at-my.liu.edu> Subject: [LIU Comp Sci] Operating Systems Class
  166. 2014-12-30 Ruben Safir <mrbrklyn-at-panix.com> Subject: [LIU Comp Sci] Creating a New OS: Final Projects for MS degree

NYLXS are Do'ers and the first step of Doing is Joining! Join NYLXS and make a difference in your community today!